

**Research Article****Design and implementation of the FPGA-based chaotic van der pol oscillator****Mustafa Dursun<sup>a</sup> and Elif Kaşifoğlu<sup>b,\*</sup>**<sup>a</sup> Department of Electrical-Electronic Engineering, Faculty of Technology, Düzce University, Düzce, 81010, Turkey<sup>b</sup> Department of Electronic Communication Technologies Program, Düzce Vocational School, Düzce University, Düzce, 81010, Turkey

## ARTICLE INFO

## ABSTRACT

*Article history:*

Received 28 May 2018

Revised 20 June 2018

Accepted 25 June 2018

*Keywords:*

FPGA chips

Van der Pol oscillator

VHDL

Euler Algorithm

Chaotic systems

In this study, the chaotic Van der Pol system was implemented for real-time chaos applications on FPGA chip. The chaotic Van der Pol system was also modelled numerically by using the Euler algorithm ODE (Ordinary Differential Equation) solver on Matlab. Numerical structure of the chaotic Van der Pol oscillator designed on Matlab was taken as reference for the design of FPGA-based chaotic Van der Pol oscillator unit. The chaotic Van der Pol system was coded in Very High-Speed Integrated Circuits Hardware Description Language (VHDL) with 32-bit IEEE-754-1985 floating point number standard. The designed chaotic Van der Pol system was synthesized in the Xilinx ISE Project Navigator program and was implemented on the Xilinx VIRTEX-6 chip family, XC6VLX75T device, FF784 package. The maximum operating frequency of the FPGA-based chaotic Van der Pol oscillator unit obtained from Place and Route processes was 498.728 MHz. Additionally, chip statistics of the FPGA-based Van der Pol oscillator were presented.

© 2018, Advanced Researches and Engineering Journal (IAREJ) and the Author(s).

**1. Introduction**

Chaos or chaotic systems are one of the fields theorized in recent years and studied extensively. Some of the research areas related to chaos or chaotic systems are oscillator design [1], biomedical [2], communication [3], optical [4], power electronics [5], robotic [6], artificial neural networks [7-9], pseudo random number generator [10], true random number generator [11], synchronization [12], image processing [13], optimization [14]. Chaotic oscillators are used in many applications because of their characteristic features, such as the fact that signals generated by them show noise-related and non-periodic behaviors, and they depend on the initial conditions and the system parameters very sensitively. Therefore, many chaotic systems with different characteristics are proposed in the literature. From these chaotic systems, the oscillators, whose system dynamics are best known, are Lorenz [15], Chua [16], Shimizu-Morioka [17], Duffing systems [18], and Chen [19]. In addition, there are some other chaotic systems presented to the literature newly with their different

characteristic features. [20-22]. Chaotic oscillators can be examined in two types: continuous-time and discrete-time chaotic oscillators. For the purpose of performing discrete-time chaotic oscillators, various hardware platforms such as digital Signal processors (DSPs) [23], Application Specific Integrated Circuits (ASICs) [24], microcontroller ( $\mu$ C) [25], and Field Programmable Gate Arrays (FPGAs) [26] are used. FPGA chips, which are one of the digital-based platforms, are frequently used in the literature because of their characteristics such as parallel processing and ability to be programmed repeatedly.

In the study conducted by Rajagopal et al., by using the RK5-Butcher algorithm and 32-bit IEEE-754 floating point standard, a new 3D chaotic chameleon system application on the Xilinx Virtex-6 XC6VLX240T FPGA chip was carried out [27]. In the study of Alçın et al., by using ANN structure and 32-bit IEEE-754 floating point standard, Pehlivan Uyaroglu Chaotic System on the Xilinx Virtex-6 FPGA chip was designed as hardware [8]. In another study, by using Heun algorithm and floating-point number format, on the Xilinx virtex-6

\* Corresponding author. Tel.: 0380 524 00 98; Fax: +90 380 524 00 97

E-mail addresses: [mustafadursun@duzce.edu.tr](mailto:mustafadursun@duzce.edu.tr) (M. Dursun), [elifkasifoglu@gmail.com](mailto:elifkasifoglu@gmail.com) (E. Kaşifoğlu).

FPGA chip, design and implementation of a new 3D chaotic system with a single equilibrium point was carried out by Tuna et al. [1]. In another study, Azzaz et al. modelled the 3D hybrid chaotic system with the Virtex-II family FPGA chip of Xilinx Company in accordance with 32-bit IQ-Math format, and by using this system, they carried out an application [28]. In the study of Lai et al., using the fourth degree Runge Kutta algorithm, a multi-butterfly chaotic attractor was designed with the 32-bit IEEE-754 number standard and the Xilinx Kintex-7 FPGA chip, and engineering applications were performed by using the oscillator [29]. In the study conducted by Tlelo-Cuautle and his colleagues, the chaotic system was modelled on the Altera Cyclone IV FPGA chip by using the 32-bit fixed-point number standard. [30]. Using the RK-4 algorithm and the 32-bit IEEE-754 number Standard, the Chen Chaotic System was carried out on the Xilinx virtex-II FPGA chip in real time by Sadoudi et al. [31]. Rajagopal et al. modelled the 3D Time-Delayed Chameleon Chaotic System on the Xilinx Virtex-7 XC7-VX980tffg FPGA chip by using Matlab Xilinx system generator [32].

In the second section of this study, brief information about chaotic systems, Van der Pol oscillator, FPGA chips and numerical algorithms will be given. In the third section, the design of FPGA-based Van der Pol oscillator unit will be presented. In addition, FPGA chip statistics and simulation results obtained from the design testing will be given. In the last section, the results of the study will be interpreted.

## 2. Background Information

### 2.1 Chaotic Systems and Van der Pol Oscillator

The term Chaos was first introduced by M.I.T. scientist Edward Lorenz's work in 1963. Lorenz wanted to round down the results of the mathematical meteorological model he created with the aim of forecasting the weather, but could not get the results he wanted. In this way, the first foundations of Chaos Science Field were laid. As a definition, chaotic systems or chaos can be expressed as dynamic systems which are deterministic, non-linear, non-periodic and highly sensitive to system parameters and system startup conditions [11].

Chaotic systems are expressed by using ordinary differential equations. In the literature, there are 1<sup>st</sup> degree discrete-time chaotic systems. On the other hand, in continuous-time chaotic systems, at least a second-order differential equation set should be used. In the Equation 1, the differential equation for Van der Pol system is given. [33].

$$\frac{d^2x}{dt^2} - \mu(1-x^2)\frac{dx}{dt} + x = 0 \quad (1)$$

The Van der Pol oscillator shows chaotic oscillator characteristics under certain conditions. In this study, while the system parameter was taken as  $\mu=0.5$ , the initial conditions were taken as  $x_0=1.0$  and  $u_0=-0.97$ .




Figure 1. Time Series of the Van der Pol oscillator

### 2.2 FPGA Chips

FPGA chips can be defined as integrated circuit tools with repeatedly programmable properties for digital system/circuit designs. These chips, after the first silicon production process, allows the designer to make system design in the chip whenever he/she wants [34]. These chips are also called as “System On a Chip” (SOC), and they can work together with other hardware platforms as part of the larger designs when needed [35]. In recent years, FPGA chips have gained quite high capacity and high performance, but their structures have become more complex day by day. FPGA chips, which are produced for general purpose and can be programmed specifically for design, have approximately 1 GHz working frequency [36]. Compared with the platforms working sequentially such as DSP,  $\mu$ C and PC, very high performance can be obtained from FPGA chips due to their some advantages such as parallel processing and system-specific design. Therefore, they can perform operations much faster than personal computers. Multiple copies of the design made inside FPGA chips can also be executed inside the chip. Moreover, with a standard computer and FPGA based custom computing machines, which is connected to this computer and contain one or more FPGA chips, designs can be carried out and high-performance platforms can be obtained. Because of these and similar advantages, in recent years, FPGA hardware has been widely used from motor control to industrial imaging, from Crypto communication to electronic warfare applications in space and defense industries, from digital cameras to Satellite Receivers in consumer electronics, from computerized tomography to ultrasound imaging in biomedical and from image processing to in-car information systems in automotive industry [37, 38]. Today, FPGA chips are manufactured by many companies such as Xilinx, Altera, Atmel, SiliconBlue, Microsemi and Lattice.

In general, FPGA equipment consists of three parts: input-output blocks (I-O blocks), interconnection network, and Configurable Logic Block (CLB). All of the Input-Output blocks (I-O blocks), connection network, and CLB structures can be configured. Input-output blocks can be used as input, output, or both input and output ports. Although their structure varies according to the type of chip, CLB units are generally composed of memory, logical blocks and multipliers. On the other hand, the interconnection networks are programmable

structures that provide the connection between the input-output ports and the CLB.

In FPGA chips, designs are carried out schematically and by using HDL (Hardware Description Language). VHDL and Verilog languages are the most preferred hardware description languages [39].

### 2.3 Numerical Algorithms

In the literature, various algorithms were developed for numerical solutions of differential equations. Euler, Heun, fourth order Runge-Kutta (RK-4), fifth order Runge-Kutta Butcher and Dormant-Prince methods can be shown as examples of these algorithms. The Euler algorithm, one of these algorithms, is preferred because of its advantages such as being able to calculate numerical solution in a short time and easy modeling on digital processors. The Euler algorithm is given in the equation 2.

$$y_{\lambda+\Delta h} \approx y_{\lambda+1} = y_{\lambda} + f(y_{\lambda})\Delta h \quad (2)$$

In this equation,  $\Delta h$  refers to step range,  $y_{\lambda}$  refers to initial value, and  $y_{\lambda+1}$  refers to the values of the system to receive an iteration sonar. In the numeric algorithms used to be able to model continuous-time systems in real time on digital processors, in order to calculate the next  $y_{\lambda+1}$  value of the system,  $y_{\lambda}$  which is the previous value of it, is used.

### 3. FPGA-Based Van der Pol Oscillator

In this section, the Van der Pol oscillator is modelled to work on FPGA chips by using the Euler numerical algorithm and the 32-bit IEEE-754-1985 floating point number format [40]. The design was coded in VHDL, which is a hardware identification language. Units such as adders, dividers and subtractors in floating point number format, used in FPGA-based Van der Pol oscillator design, were created by using the IP Core generator presented with the Xilinx ISE Project Navigator program. In order to model the presented Van der Pol oscillator on FPGA chip, the discrete-time model of the system was created. In equation 3, using the Euler algorithm, a differentiated mathematical model of the Van der Pol system is presented.

$$\begin{aligned} w(k+1) &= w(k) + \Delta h w(k) \\ v(k+1) &= v(k) + \Delta h \left( -w(k) + \mu v(k) - \mu v(k)^2 v(k) \right) \end{aligned} \quad (3)$$

In the equation, intermediate values are calculated first

by putting the  $w(k)$  and  $v(k)$  values in their place. Then, the calculated values are multiplied by  $\Delta h$  step range value. By summing the obtained values with the initial values of  $w(k)$  and  $v(k)$ , the values of  $w(k+1)$  and  $v(k+1)$  are calculated, respectively. In this study, for the design of FPGA based Van der Pol oscillator, the Step range of Euler algorithm was taken as  $\Delta h=0.05$  and  $\mu=10$ .

The first-order block diagram for Modeling Van der Pol oscillator with Euler algorithm-based FPGA is given in Figure 2. One-bit Start and CLK signals at the entrance of the designed system are used to ensure the timing of all units and the synchronization between the units and the system to which the units are connected. In the design, while the initial values of the oscillator were embedded in the FPGA chip, the 32-bit initial conditions were embedded in the design to reduce resource utilization. However, when needed, the relevant signals can be taken out of the design by the designer. The FPGA-based Van der Pol oscillator unit has  $w\_out$  and  $v\_out$  32-bit output signals in floating point standard and 1-bit Ready\_wv signal used to indicate that these output signals are ready.




Figure 2. The first-order block diagram of FPGA-based chaotic Van der Pol oscillator

Figure 3 shows the second-order block diagram of the chaotic Van der Pol oscillator designed to operate in the FPGA chips. Designed system consists of 2 units; MUX and Euler units. The MUX unit serves as a selector for the starting conditions of the system and the signal produced by the oscillator. On the other side, the Euler unit is the unit that produces chaotic Van der Pol signals. When the '1' signal is applied to the start input of the design, the initial conditions required by the system are transferred to the Euler unit via the MUX. When the Euler unit generates its first value, the Ready\_wv signal become '1', and at this time, the Van der Pol oscillator unit generates its first outputs as  $w\_Out$  and  $v\_Out$ . From this moment, the MUX unit sends the signals produced by the Euler unit to the system instead of the initial conditions.




Figure 3: The second-order block diagram of FPGA-based chaotic Van der Pol oscillator

Figure 4 shows the third-order block diagram of the Euler-based chaotic Van der Pol oscillator unit. In the oscillator unit structure, there are 7 units including MUX, V, multiplication, addition and counter units. The V unit enables the calculation of  $w(k+1)$  and  $v(k+1)$  values in Van der Pol system equations with control signals coming from MUX unit. The signals obtained from the unit are summed in the addition unit with the start values ( $w(k)$  and  $v(k)$ ), and the results are sent to the counter unit. Since the counter unit is designed as System pipeline, it is used to filter unwanted signals. The multiplication, addition, subtraction and other modules in the 32-bit floating point number format used in the Van der Pol oscillator, which was designed based on FPGA,

were created by using the IP Core Generator developed by Xilinx Company. The Euler-based oscillator unit works as a pipeline, and the designed system produces the first result at the end of 128 clock cycles. In the next each 128 clock cycles, the system continues to produce a result. The designed chaotic Oscillator unit is tested by synthesized for the xc6vlx75t-3FF784 chip of the Virtex-6 Family produced by Xilinx Company. Figure 5 shows the simulation results of the Xilinx ISE Project Navigator program obtained from the realization of the Van der Pol chaotic generator on FPGA; this Van der Pol chaotic generator was designed by using Euler algorithm.




Figure 4: The third-order block diagram of FPGA-based chaotic Van der Pol oscillator




Figure 5: The simulation results of the Xilinx ISE Navigator of FPGA-Based Chaotic Van der Pol Oscillator Unit

The designed chaotic Van der Pol oscillator unit was realized using Euler algorithm on FPGA, and the FPGA chip statistics obtained from place and route process are given in Table 1. The maximum operating frequency of FPGA-based chaotic Van der Pol oscillator unit was obtained as 498.728 MHz. In other words, the minimum operating period of the designed unit is 2.005 ns.

Table 1. The usage statistics for Xilinx Virtex-6 XC6VLX75T-3FF784 chip of FPGA-based Van der Pol oscillator

Logic Utilization	Used	Available	Utilization (%)
Number of Slice Registers	4,702	93,120	5
Number of Occupied slices	1,326	11,640	11
Number of Slice LUTs	4,160	46,560	8
Number of bonded IOBs	99	360	27

#### 4. Conclusions

In this study, for chaos-based engineering applications, Van der Pol oscillator was implemented by using the Euler algorithm on the FPGA. In the study, first the Van der Pol oscillator was numerically modelled and time-series were obtained. Then, using the numeric model, it was encoded on FPGA by using VHDL language and the Euler algorithm. In the design, 32-bit IEEE-754-1985 standard was used and it was synthesized by using the Xilinx ISE Project Navigator program. At the end of Place & Route process for Xilinx VIRTEX-6 chip family, the maximum operating frequency of FPGA-based Van der Pol oscillator unit was obtained as 498.728 MHz. The unit was tested by using Xilinx ISE Project Navigator program and test results were presented. In the future studies, random-number-generator design and synchronization applications will be able to be realized by using the FPGA-based Van der Pol oscillator presented in this study.

#### References

1. Tuna, M., Fidan, C.B., Electronic circuit design, implementation and FPGA-based realization of a new 3D

chaotic system with single equilibrium point. Optik-International Journal for Light and Electron Optics, 2016. 127(24): p. 11786-11799.

2. Belkhouja, T., Mohamed, A., Al-Ali, A.K., Du, X., Guizani, M., Light-weight encryption of wireless communication for implantable medical devices using henon chaotic system. In Wireless Networks and Mobile Communications (WINCOM), IEEE 2017 International Conference on. p. 1-6.

3. Wang, X., Akgul, A., Cicek, S., Pham, V. T., & Hoang, D. V., A chaotic system with two stable equilibrium points: Dynamics, circuit realization and communication application. International Journal of Bifurcation and Chaos, 2017. 27(08): p. 1750130.

4. Ji Y, Zhang M, Wang Y, Wang P, Wang A, Wu Y, et al., Microwave-Photonic Sensor for Remote Water-Level Monitoring Based on Chaotic Laser. International Journal of Bifurcation and Chaos, 2014. 24: 1450032.

5. Ashita S, Uma G, Deivasundari P. Chaotic dynamics of a zero average dynamics controlled DC–DC Ćuk converter. IET Power Electronics, 2014. 7: p. 289–98.

6. Pomares J., Perea I., Torres F., Dynamic Visual Servoing With Chaos Control for Redundant Robots. IEEE/ASME Transactions on Mechatronics, 2014. 19: p. 423–31.

7. Alçın, M., The Modelling Performance Evolution of Recurrent Neural Networks Having Different Training Functions for Modelling Sprott H Chaotic System. Int. Journal on Research Innovations in Engineering Science and Technology, 2017. 2(10): p. 563–568.

8. Alçın M, Pehlivan İ, Koyuncu İ, Hardware design and implementation of a novel ANN-based chaotic generator in FPGA. Elsevier, Optik-International Journal for Light and Electron Optics, 2016. 127(13): p. 5500-5505.

9. Koyuncu İ, Şahin İ, Gloster C, Saritekin N.K., A Neuron Library for Rapid Realization of Artificial Neural Networks on FPGA: A Case Study of Rössler Chaotic System. Journal of Circuits, Systems and Computers, 2017. 26(01): p. 1750015.

10. Avaroğlu, E., Pseudorandom number generator based on Arnold cat map and statistical analysis. Turkish Journal of Electrical Engineering & Computer Sciences, 2017. 25(1): p. 633-643.

11. Fidan, C. B., Tuna M., A Study on the importance of chaotic oscillators based on FPGA for true random number generating (TRNG) and chaotic systems. Journal of the Faculty of Engineering and Architecture of Gazi University, 2018. 33(2): p. 469-486.

12. Shi, K., Tang, Y., Liu, X., & Zhong, S., Non-fragile sampled-data robust synchronization of uncertain delayed chaotic Lurie systems with randomly occurring controller gain fluctuation. ISA transactions, 2017. 66: p. 185-199.

13. Çavuşoğlu Ü., Kaçar S., Pehlivan İ., Zengin A., Secure image encryption algorithm design using a novel chaos based S-Box. *Chaos, Solitons Fractals*, 2017. 95: p. 92-101.
14. Heidari, A.A., Abbaspour, R.A., Jordehi, A.R., An efficient chaotic water cycle algorithm for optimization tasks. *Neural Computing and Appl.*, 2017. 28(1): p. 57-85.
15. Sharma, N., Saini, I., Yadav, A. K., & Singh, P. Phase-Image Encryption Based on 3D-Lorenz Chaotic System and Double Random Phase Encoding. *3D Research*, 2017. 8(4): p. 39.
16. Vaidyanathan, S., Rasappan, S., Global chaos synchronization of n-scroll Chua circuit and Lur'e system using backstepping control design with recursive feedback. *Arabian Journal for Science and Engineering*, 2014. 39(4): p. 3351-3364.
17. Alcin, M., Pehlivan, I., Koyuncu, I., The Performance Analysis of Artificial Neural Network Based Shimizu-Morioka Chaotic System with Respect to Sample Numbers. *Balkan Journal of Electrical and Computer Engineering*, 2015. 3(4), p. 252–255.
18. Yu, S.H., Kang, H.S., Kim, Y.T., Hyun, C.H., Park, M., Fuzzy adaptive modular design of uncertain chaotic duffing oscillators. *International Journal of Control Automation and Systems*, 2014. 12(1): 188-194.
19. Alcin, M., The Effect on Modelling Performance of Different Activation Functions for Feed Forward and Feedback Network Structures in Modeling of Chen Chaotic System. *International Journal of Scientific and Technological Research*, 2017. 7(3): p. 60-70.
20. Jafari, S., Ahmadi, A., Khalaf, A.J.M., Abdolmohammadi, H.R., Pham, V.T., Alsaadi, F.E., A new hidden chaotic attractor with extreme multi-stability. *AEU-International Journal of Electronics and Communications*, 2018. 89 (May): p. 131-135.
21. Azar, A. T., Volos, C., Gerodimos, N. A., Tombras, G. S., Pham, V. T., Radwan, A. G., Pacheco, J. M., A novel chaotic system without equilibrium: dynamics, synchronization, and circuit realization. *Complexity*, 2017. ID:7871467.
22. Tuna, M., Fidan, C. B., Koyuncu, İ., Pehlivan, İ., Real time hardware implementation of the 3D chaotic oscillator which having golden-section equilibria. *IEEE 24 th In Signal Processing and Communication Application Conference (SIU)*, May 2016. p. 1309-1312.
23. Zhong Z., Guanrong C., Simin Y., Hyperchaotic signal generation via DSP for efficient perturbations to liquid mixing. *Int. J. Circuit Theory Appl.*, 2009. 37: p. 31-41.
24. Yiwei Z., Zexiang L., Xinjian Z., A chaos-based image encryption ASIC using reconfigurable logic. *IEEE Asia Pacific Conference on Circuits and Systems*, Macao-China, December, 2008. p. 1782-1785.
25. Kaçar S., Analog circuit and microcontroller based RNG application of a new easy realizable 4D chaotic system. *Optik*, 2016. 127: p. 9551-9561.
26. Koyuncu, I., Implementation of High Speed Tangent Sigmoid Transfer Function Approximations for Artificial Neural Network Applications on FPGA. *Advances in Electrical and Computer Engineering*, 2018. 18(3): p. 1-8.
27. Rajagopal, K., Akgul, A., Jafari, S., Karthikeyan, A., Koyuncu, I., Chaotic chameleon: Dynamic analyses, circuit implementation, FPGA design and fractional-order form with basic analyses. *Chaos, Solitons & Fractals*, 2017. 103: p. 476-487.
28. Azzaz M.S., Taugast C., Sadoudi S., Fella R., Dandache A., A new auto-switched chaotic system and its FPGA implementation. *Commun. Nonlinear Sci. Numer. Simul.*, 2013. 18 (7): p. 1792-1804.
29. Lai, Q., Zhao, X. W., Rajagopal, K., Xu, G., Akgul, A., & Guleryuz, E., Dynamic analyses, FPGA implementation and engineering applications of multi-butterfly chaotic attractors generated from generalised Sprott C system. *Pramana*, 2018. 90(1), p. 6.
30. Tlelo-Cuautle E., Pa-Azucena A.D., Rangel-Magdale J.J., Carbajal-Gomez V.H., Rodriguez-Gomez G., Generating a 50-scroll chaotic attractor at 66MHz by using FPGAs. *Nonlinear Dyn*, 2016. 85(4): p. 1-15.
31. Sadoudi S., Mohamed SA., Mustapha D., Mustapha B. An FPGA real-time implementation of the Chen's chaotic system for securing chaotic communications. *International Journal of nonlinear Science*, 2009. 7(4): 467-474.
32. Rajagopal, K., Jafari, S., Laarem, G., Time-delayed chameleon: Analysis, synchronization and FPGA implementation. *Pramana – J. Phys.*, 2017. 89: 92. <https://doi.org/10.1007/s12043-017-1487-8>.
33. Vaidyanathan, S., Output regulation of the forced Van der Pol chaotic oscillator via adaptive control method. *International Journal of PharmTech Research*, 2015. 8(6): p. 106–116.
34. Kuon, I., Tessier, R., Rose, J., FPGA architecture: survey and challenges. *Foundations and Trends in Electr. Design Autom.*, 2017. 2(2): p. 135–253.
35. Munden, R., ASIC and FPGA verification: a guide to component modeling. 2005, San Francisco, USA: Morgan Kaufmann Publ., Elsevier.
36. Xilinx, [cited 2018 29 June]; Available from: [http://www.xilinx.com/publications/prod\\_mktg/zynq7000/Zynq-7000-combined-product-table.pdf](http://www.xilinx.com/publications/prod_mktg/zynq7000/Zynq-7000-combined-product-table.pdf).
37. Sarıtaş, E., Karataş, S., Her yönüyle FPGA ve VHDL. 2013, Ankara: Palme Yayıncılık.
38. Karakaya, B., Türk, M. A., Türk, M., Gülten, A., Selection of Optimal Numerical Method for Implementation of Lorenz Chaotic System on FPGA. *International Advanced Researches and Engineering Journal, IAREJ*, 2018.
39. Tuna, M., Koyuncu, İ., Fidan, C. B., Pehlivan, İ., Real Time Implementation of A Novel Chaotic Generator on FPGA. *23rd IEEE Signal Processing and Communications Applications Conference*, Malatya, 2015. p. 698-701.
40. Lai, Q., Zhao, X. W., Rajagopal, K., Xu, G., Akgul, A., Guleryuz, E., Dynamic analyses, FPGA implementation and engineering applications of multi-butterfly chaotic attractors generated from generalised Sprott C system. *Pramana*, 2018. 90(6): p. 1-12.