Implementation of Mainly Used Edge Detection Algorithms on FPGA

Year 2016, Special Issue (2016), 352 - 358, 01.12.2016

Yaser İçer , Mustafa Türk

https://doi.org/10.18100/ijamec.280333

Cited By: 2

Abstract

Edge
detection has important applications area in image processing field. Today, it
is a fact that the image processing used in many fields. Therefore, the
applicability of edge detection process in the field is also has great
importance. In this study, mainly used edge detection algorithms in the
literature; İe. Sobel, Prewitt and Canny algorithms is provided using the
verification and inspection on FPGA (Field Programmable Gate Arrays). Program
files required for FPGA is prepared by Xilinx System Generator DSP blocks, which
can work integrated with Matlab/Simulink. For this study; gray format images,
which is stored on the computer has been sent to FPGA with USB configuration
port interface on FPGA. Edge detection process is realized by moving subject
images from the computer with the same connection to FPGA and then, Sobel,
Prewitt and Canny algorihms are applied to the images on FPGA respectively.
Edge detection process for the same images are performed by Simulink and FPGA
bord at the same time and then, edge detected images obtained from these two
environment are compared and also it has been observed on the FPGA resource
usage.

Keywords

FPGA (Field Programmable Gate Arrays), Sobel, Prewitt, Canny, Matlab/Simulink and Xilinx System Generator, DSP

References

• [1] Marr, D., Hildreth E.,” Theory of edge detection”, Proc. R. Soc. Lond. A, Math. Phys. Sci., B 207, 187–217, 1980.
• [2] Haralick, R.M.,” Digital step edges from zero crossing of second directional derivatives”, IEEE Trans. Pattern Anal. Mach. Intell 58–68, 1984.
• [3] Canny, J F.,“A Computational Approach to Edge Detection”, IEEE Transactions on Pattern Analysis and Machine Intelligence, 679-698, 1986.
• [4] Bovik A., “Handbook of Image anf Video Processing”,Academic Press, 1384, 2010
• [5] Christe, S.A., Vignesh, M., Kandaswamy, A., “An efficient FPGA implementation of MRI image filtering tumour characterization using Xilinx system generator”, International Journal of VLSI Desing & Communication Systems, 2 (4): 95-109, 2011.
• [6] Vega-Rodríguez., M.A., Sánchez-Pérez, J.M., Gómez-Pulido, J.A., “An FPGAbased implementation for median filter meeting the real-time requirements of automated visual inspection systems”, 10th Mediterranean Conference on Control and Automation, Lisbon-Portugal, 2002
• [7] Nelson, A.E., “Implementation of image processing algorithms on FPGA hardware”, Master of Science Thesis, Faculty of the Graduate School of Vanderbilt University, Nashville, TN-USA, 2000.
• [8] Nana, L., Weixing, Z., Shiying, M., Wen, H., “Super resolution video reconstruction in DSP+FPGA based on lifting wavelet”, The Tenth International Conference on Electronic Measurement & Instruments, China, 101-104, 2011.
• [9] Davies, E. R. , Machine Vision, Academic Press, 1997.
• [10] Aarnink, R. G., Rosette, J. M. C. H., Feitz, Wouter F. J., Debruyne, F. M. ve Wijkstra, H., A Preprocessing Algorithm for Edge Detection with Multiple Scales of Resolution, Europan Journal of Ultrasound, 5, 113-126, 1997.
• [11] Ziou, D. ve Tabbone, S., Edge Detection Techniques - An Overview, Technical Report, No. 195, Dept. Math & Informatique, Universit de Sherbrooke, 1997.
• [12] Sobel, I., An Isotropic 3x3 Gradient Operator, Machine Vision for ThreeDimensional Scenes, Freeman, H., Academic Pres, NY, 376-379, 1990.
• [13] Prewitt, J., Object Enhancemet And Extraction, Picture Processing and Psychopictorics (B. Lipkin ve A. Rosenfeld, editör), NY, Academic Pres, 1970.
• [14] P. Vidya, S. Veni and K.A. Narayanankutty, “Performance Analysis of Edge Detection Methods on Hexagonal Sampling Grid”, International Journal of Electronic Engineering Research, Volume 1, pp. 313–328, 2009.
• [15] Peter Kellman and Elliot R. McVeigh, “Image Reconstruction in SNR Units: A General Method for SNR Measurement”, Magn Reson Med. Author manuscript, Magn Reson Med. Volume 54(6) pp. 1439–1447, 2005.