

A SIMPLE APPROACH FOR MODELING THE INFLUENCE OF HOT-CARRIERS ON THRESHOLD VOLTAGE OF MOS TRANSISTORS

MOSFET'LERDE SICAK TAŞIYICILARIN EPEYK GERİLYMÝNE ETKÝSÝNÝN MODELLENMESÝ ÝÇÝN YENÝ BÝR YAKLAŞIM

Fýrat KAÇAR¹ Ayten KUNTMAN² Hakan KUNTMAN³

^{1,2}Istanbul University, Engineering Faculty Department of Electrical and Electronics Engineering
34800, Avcýlar, Ýstanbul, Turkey

³Istanbul Technical University, Faculty of Electrical and Electronics Engineering
Department of Elektronik and Communication Engineering 80626, Maslak, Ýstanbul, Turkey

¹e-mail: fkacar@istanbul.edu.tr ²e-mail: akuntman@istanbul.edu.tr
³e-mail: kuntman@ehb.itu.edu.tr

ABSTRACT

Hot-carrier-induced degradation of MOSFET parameters over time is an important reliability concept in modern microcircuits. High energy carriers also called hot carriers are generated in the MOSFET by the large channel electric field near the drain region. The electric field accelerates the carriers to effective temperatures well above the lattice temperature. These hot carriers transfer energy to the lattice through phonon emission and break bonds at the Si/SiO₂ interface. The trapping or bond breaking creates oxide charge and interface traps that effect the channel carrier mobility and the effective channel potential.

Interface traps and oxide charge effect transistor performance parameters such as threshold voltage and drive currents in all operating regimes. In this paper, the influence of the hot carriers on the threshold voltage of MOS transistors is examined experimentally. Using these experimental results a new method for representation of hot-carrier effect on the threshold voltage of MOS transistors is proposed.

Key words: MOS transistor, Hot carriers, MOS models

ÖZET

Bu çalıřmada, sıcak tařıyıcıların N-MOS tranzistorların epek gerilimi üzerindeki etkileri incelenmiř veliteratürdeki çalıřmalara bir alternatif oluřturmak üzere, polinomsal edri uydurmaya dayanan bir model önerilmiřtir. Önerilen yöntemde, belirli bir proses için tranzistorun sıcak tařıyıcılardan ne řekilde etkilendiđi bařta deneysel olarak belirlenmekte, bu davranıřı bir polinom uydurulmakta, elde edilen sonuçlar aynı proses yardımıyla üretilecek tüm tranzistorlara uygulanabilmektedir.

Anahtar sözcükler: MOS tranzistor, Sıcak Tařıyıcılar, MOS modelleri

1. INTRODUCTION

Hot carrier induced phenomena continue to create great interest because of their important role in device reliability [1-19]. High energy carriers also called hot carriers are generated in the MOSFET by the large channel electric field near the drain region. The electric field accelerates the carriers to effective temperatures well above the lattice temperature. These hot carriers transfer energy to the lattice through phonon emission and break bonds at the Si/SiO₂ interface. The trapping or bond breaking creates oxide charge and interface traps that effect the channel carrier mobility and the effective channel potential.

Interface traps and oxide charge effect transistor performance parameters such as threshold voltage and drive currents in all operating regimes. In determining the reliability of a MOS process, it is important to consider two prime factors, namely the gate oxide quality and the susceptibility of MOSFETs to hot carrier degradation. The gate-oxide thickness is one of the important scaling parameters for VLSI device design. A thinner gate oxide NMOS shows a smaller drain current degradation and a threshold voltage shift but a larger substrate current. For the prediction of the long term reliability of MOS devices, the study of hot-carrier effects is mandatory [18].

Several works were performed for investigation of hot-carrier effect on the performance of NMOS and PMOS transistors and for digital and analog cases [1-19]. It has been recognized that the degradation of NMOS transistors is caused by the interface state generation and electron trapping in the gate oxide from the hot-carrier injection. Reliability assurance of analogue circuits requires a largely different approach than for the digital case. The hot-carrier degradation of PMOS is investigated from the viewpoint of analogue operation [6,7,8,12,13]. In the mid eighties serious problems were discovered in connection with PMOS degradation. It was soon generally accepted that effects from injected and trapped electrons dominate the degradation behaviour.

In a recent work a method is presented that allows to quantify the effects of hot carrier degradation on analog CMOS circuits. Specific features of hot carrier degradation related to

analog CMOS operation are discussed in detail. Single transistor stress experiments are defined monitoring analog operation and conclusions are drawn for the choice of analog hot carrier lifetime criteria. A general method is presented which establishes a relation between single transistor stress results and circuit parameter degradation [9].

One of the most important goals of hot-carrier considerations related to analog operation is to enable the prediction of circuit parameter degradation on the basis of simple, standard single transistor stress experiments.

The main difficulty in representation the influence of the hot-carriers on MOS transistor behaviour is the determination of the values for physical quantities [9,13].

Polynomial approximation is a well-known mathematical method, used often for representation of the behaviour of some physical systems where problems exist in describing it analytically. In this case, the polynomial approximation provides a solution to overcome these serious mathematical problems [20].

In this paper the deviation in the threshold voltage of the NMOS transistor is investigated in detail and a simple approach for modeling the influence of hot-carriers on threshold voltage of MOS transistors is proposed. The aim of this work is to suggest an alternative method to the existing models in the literature. The analytical model derived for the threshold voltage is based on observation of the MOS transistor behaviour manufactured with a specified process and applying the polynomial approximation on these observation results. The simple approach proposed is useful to predict the change in the threshold voltage for a specified stress-time. Therefore, the work also focuses on the transistor performances and hot-carrier reliability in NMOS transistors.

2. INFLUENCE OF HOT-CARRIERS ON THRESHOLD VOLTAGE OF NMOS TRANSISTOR, EXPERIMENTAL RESULTS

Experiments were performed on NMOS test transistors fabricated in TUBITAK MAM-YITAL with 3 μ m technology. The dimensions of

these NMOS transistors were $W=27\mu\text{m}$, $L=3\mu\text{m}$. The test circuit to apply a stress on the MOS transistors is illustrated in Fig.1 which was realized with *semiconductor parameter analyser* HP4155. Applying a stress voltage of $V_D=5\text{V}$ and choosing the gate biasing voltage as $V_G=1\text{V}$, $V_G=1.5\text{V}$ and $V_G=2\text{V}$ which correspond to subthreshold, linear and saturated operating regions respectively; the transfer characteristic of the test device was observed and recorded for a time period of 10 hours with a time step of 30 minutes, the experimental data obtained is used to determine the threshold voltage V_{th} [21,22].




Fig.1. Test circuit to apply a stress on the MOS transistor realized with *semiconductor parameter analyzer* HP4155.

The same process is repeated on several samples of NMOS transistors with the same properties. Experimental results obtained for a stress voltage of $V_D=5\text{V}$ and gate biasing voltages of $V_G=1\text{V}$, $V_G=1.5\text{V}$ and $V_G=2\text{V}$ are shown in Figs.2,3 and 4.

The MOS transistor behaviour illustrated in Figs.2,3 and 4 can be represented by using an adequate polynomial approximation as

$$V_{th}(t) = a_0 + a_1 t + a_2 t^2 + a_3 t^3 + a_4 t^4 + a_5 t^5 \quad (1)$$

where a_i ($i=1$ to n) denote the polynomial coefficients and t is the stress time.

The polynomial coefficients are extracted by a MATLAB Program from the data given in Figs.2, 3 and 4 for different stress conditions and are shown in Table.1.




Fig 2. Time dependence of the threshold voltage (V_{th}) for a stress of $V_D = 5\text{V}$, $V_G = 1\text{V}$




Fig. 3. Time dependence of the threshold voltage (V_{th}) for a stress of $V_D = 5\text{V}$, $V_G = 1.5\text{V}$

Experimental results for different stress conditions are also summarized in the three dimensional plot of $V_{th} = V_{th}(V_G, t)$ illustrated in Fig.5.




Fig 4. Time dependence of the threshold voltage (V_{th}) for a stress of $V_D = 5V$, $V_G = 2V$

As it can be observed from Fig.5 the threshold voltage decreases with the stress time; furthermore V_{th} also decreases with the gate stress voltage V_G .

The relative changes in the drain current $\Delta I_D/I_D$ obtained experimentally for a) $V_D = 5V$, $V_G = 1V$, b) $V_D = 5V$, $V_G = 1.5V$ c) $V_D = 5V$, $V_G = 2V$ and

given in Fig.6. As it can be observed from the figure, the relative change in the drain current $\Delta I_D/I_D$ increases with the stress time. Note from the figures that the polynomial approximation proposed predicts the behaviour of the MOS transistor adequately.

The same process is applied to another type of MOS transistors realized with a different technology. The model obtained is also found to be successful in representing the device behaviour. As a result, one can conclude that the approximation proposed can be used for any MOS transistor independently from the manufacturing process and from the transistor dimensions.

The threshold voltage V_{th} is one of the most important parameters influenced by hot-carrier degradation and decreases with the stress time which results in an increase in the drain current as it can be observed from measurement data given in Figs. 2 to 6.

Table 1. The polynomial coefficients extracted from the data given in Figs.2, 3 and 4 for different stress conditions

	$V_G=1V$	$V_G=1.5V$	$V_G=2V$
a_0	0.559833	0.537667	0.48275
a_1	2.862×10^{-7}	-8.871×10^{-7}	3.1984×10^{-11}
a_2	-6.92×10^{-11}	7.7×10^{-11}	-8.641×10^{-12}
a_3	2.132×10^{-15}	-3.522×10^{-15}	-1.542×10^{-15}
a_4	-2.082×10^{-20}	4.683×10^{-20}	3.73×10^{-20}




Fig.5. Dependence of the threshold voltage (V_{th}) on the gate voltage (V_G) and on the stress time (t)




Fig..6. Dependence of relative change $\Delta I_D/I_D$ (%) in drain current on stress-time for a stress of a) $V_D = 5V$, $V_G = 1V$, $V_D = 5V$, b) $V_G = 1.5V$, c) $V_D = 5V$, $V_G = 2V$

The increase in the drain current is especially important for MOSFET operation in analogue applications since it shifts the operating point of the transistor and changes fully the operating conditions of the corresponding building blocks [9,11,12]. Therefore it is useful to represent and incorporate this change in the threshold voltage in any circuit simulation program. Figure 7 illustrates a simple model to provide the

representation of the hot-carrier effect on the threshold voltage V_{th} . Note that Eqn.1 is in the form of a power series and can converge for stress time values greater than the observation time;

therefore a long observation time is necessary to represent the device behaviour accurately.




Fig. 7. Model to represent time dependent variation of threshold voltage V_{th} caused by hot-carrier effect

3. APPLICATION EXAMPLE

The advantages provided by the method proposed is demonstrated on an application example. The change in the threshold voltage caused by hot-carriers influences drastically the operating point of the MOS transistor in analogue building blocks. One typical example is the harmonic distortion properties of the active-loaded single stage amplifier shown in Fig.8

which is the most important building block of operational amplifiers, OTAs, audio amplifiers etc. where it is used as an intermediate stage. In recent works it was furthermore shown that the total harmonic distortion of this stage depends strongly on the operating point and at an special biasing point the total harmonic distortion crosses through a minimum point [23, 24]. The test circuit is an active-loaded MOS amplifier stage realized with TUBITAK 3 μ technology with transistor dimensions $W=27\mu\text{m}$, $L=3\mu\text{m}$ for NMOS. The load transistors were chosen as bipolar transistors to avoid any additional hot-carrier effect caused by PMOS load transistors.




Fig.8. Single stage active-loaded MOS amplifier




Fig.9. Experimental and simulated dependence of dc transfer curve on stress time.

Experiments were performed by using HP 4155 Parameter Analyzer. The supply voltage was $V_{DD} = 5\text{V}$. The operating point of the amplifier was chosen at $V_O = 2.6\text{V}$ and $I_D = 200\mu\text{A}$. The threshold voltage before the stress is specified as $V_{th} = 0.53\text{V}$. The value of V_{th} decreases to $V_{th} =$

0.51V after a stress of 10 hours which can be also predicted by using eqn.1. The dependence of dc transfer curve on stress time is obtained experimentally and given in Fig.9. The mid-point of the transfer characteristic is specified as $V_I = 1.38\text{V}$ and $V_O = 2.75\text{V}$. SPICE simulations result in a mid-point of $V_I = 1.38\text{V}$, $V_O = 2.69\text{V}$. After applying a stress of 10 hours the experimental mid-point is shifted to $V_I = 1.38\text{V}$, $V_O = 2.24\text{V}$. With the predicted threshold voltage of 0.51V SPICE simulations result in $V_O = 2.3\text{V}$ for $V_I = 1.38\text{V}$. It can be clearly observed from the results in Fig. 9 that the method proposed is useful to predict accurately the shift in the operating point caused by the change in the threshold voltage due to the hot-carrier effect. Any shift in operating point influences the harmonic distortion properties of the amplifier, which is demonstrated by SPICE simulations using an accurate MOSFET model. The model used for MOS transistors is proposed in earlier works and intended especially for accurate simulation of analogue building blocks [23-25]. The accuracy of the model was proven by measurement results. Simulation results yield the plot of THD against V_{OQ} shown in Fig.10. V_{OQ} is the operating drain-source voltage of the NMOS driver transistor. As it can be observed from Fig.10, at $V_{OQ} = 2.8\text{V}$ the total harmonic distortion crosses through a minimum point of $\text{THD}_{\min} = 0.25\%$. Fig.12 and Fig.13 show that after a stress of 10 hours the operating point is shifted to $V_{OQ} = 2.2\text{V}$ and the total harmonic distortion is increased to a much larger value of $\text{THD} = 2\%$ which demonstrates clearly the degradation in the amplifier performance.




Fig.10. Dependence of total harmonic distortion of active-loaded amplifier stage on operating point.

4. CONCLUSION

In this paper, the influence of the hot carriers on the threshold voltage of MOS transistors is examined experimentally. Using these experimental results a new method for representation of hot-carrier effect on the threshold voltage of MOS transistors is proposed. The method is based on the polynomial approximation. The approximation proposed can be used for any MOS transistor independently from the manufacturing process and from the transistor dimensions; therefore it can be applied to any MOS transistor. A simple model is given to represent the hot-carrier effect on the threshold voltage V_{th} . The method and the model derived is especially useful to determine the change in the threshold voltage of the MOS transistors in analogue building blocks and to predict the operation reliability; therefore it provides new possibilities in the analogue IC design.

REFERENCES

- [1] Mitsubishi Electric Co., "Failure Mechanism of Semiconductor Devices", 11-15.
- [2] Tekada, E., Yang, C.Y., "Hot Carrier effects in MOS Devices", *Academic Press*, 1995.
- [3] Liou, J. J., Conde, A. O., Sanchez, F.G., "Analysis and Design of MOSFETs", *Kluwer Academic Publishers*, 1998.
- [4] Tsvividis, Y., "Operation and modeling of the MOS transistor", *McGraw-Hill*, 1999.
- [5] Bravaix, A., Gougenheim, D., Revil, N., Varrot, M., Mortini, P., "Effects of High Temperature On Performances And Hot-Carrier Reliability In DC/AC Stressed 0.35 μ m n-MOSFET 's", *Electronic Industries Association Publication: www.iea.org*
- [6] Thewes, R., Brox, M., Tempel, G., Goser, K., "Channel-Length-Independent Hot Carrier Degradation In Analog p-MOS Operation", *IEEE Electron Device Letters*, Vol. 13, No.11, 590-592, 1992.
- [7] Weber, W., Brox, M., Schwerin, A.V., Thewes, R., "Hot Carrier stress effect in p-MOSFETs: physical effects relevant for circuit operation", *Elsevier Science Pub.*, 22, 253-260, 1993.
- [8] Pan, Y., "A physical-based analytical model for the hot carrier induced saturation current degradation of pMOSFETs", *IEEE Trans. Electron Devices*, Vol. 41, No.1, 84-89, 1994.
- [9] Thewes, R., Weber, W., "Effects of hot Carrier degradation in analog CMOS circuits", *Micro Elec. Eng.*, Vol. 36, 285-292, 1997.
- [10] Weber, W., "Dynamic stress experiments for understanding hot-carrier degradation phenomena", *IEEE Trans. Electron Devices*, Vol.35, No.9, 1476-1486, 1988.
- [11] Thewes, R., "Degradation analoger CMOS Schaltungen durch heiBe Ladungstrager", *Ph.D. Thesis, Universitaet Dortmund*, 1995.
- [12] Thewes, R., Brox, M., Goser, K. F., Weber, W., "Hot carrier degradation of p-MOSFET's under analog operation", *IEEE Trans. Electron Devices*, 607-617, 1997.
- [13] Jang, S. L., Tang, T.H., Chen, Y.S., Sheu, C.J., "Modelling of hot carrier stressed characteristic of submicrometer p-MOSFETs", *Solid State Elec.*, 1043-1047, 1996.
- [14] Brox, M., Wohlrab, E., Weber, W., "A physical lifetime prediction method for hot carrier stressed p-MOS transistors", *IEDM Tech. Dig.*, 525-528, 1991.
- [15] Li, C.C., Quader, K.N., Minami, E.R., Hu, C., Ko, P.K., "A New bi-directional p-MOSFET hot carrier degradation model for circuit reliability simulation", *IEDM Tech. Dig.*, 547-550, 1992.
- [16] Heramans, P., Bellens, R., Groeseneken, G., Meas, H.E., "Consistent model for the hot carrier degradation in n-channel and p-channel MOSFETs", *IEEE Trans. Electron Devices*, 2194-2209, 1998.
- [17] Brox, M., Schwerin, A.V., Wang, Q., Weber, W., "A model for time and bias dependence of p-MOSFET degradation", *IEEE Trans. Electron Devices*, 1184-1196, 1994.
- [18] Chan, V-H., Chung, J. E., "The impact of NMOSFET hot-carrier degradation on CMOS analog subcircuit performance", *IEEE Journal of Solid-State Circuits*, Vol.30, No.6, June 1995.
- [19] Gu, Y., Yuan, J.S., "Gate-oxide thickness effects on hot-carrier-induced degradation in n-MOSFETs", *International Journal of Electronics*, Vol.85, No.1, 1-9, 1998.
- [20] Kuntman, A., "A study on transition of linear polymer dimension from theta to collapsed-regime by intrinsic viscosity for poly(ethyl methacrylate) in isopropyl

- alcohol”, *Polymer*, Vol.36, No.3, 599-602, 1995.
- [21] Antognetti, P., Massobrio, G., “Semiconductor Device Modeling with SPICE”, *Mc Graw-Hill*, 1988.
- [22] Foty, D. P. “MOSFET modeling with SPICE: Principles and Practice”, *Prentice Hall*, New Jersey, 1997.
- [23] Zeki, A., Kuntman, H., “New MOSFET model suitable for analogue IC analysis”, *International Journal of Electronics*, Vol.78, No.2, 247-260, 1995.
- [24] Kuntman, H., Zeki, A., “Novel approach to the calculation of non-linear harmonic distortion coefficients in CMOS amplifiers”, *Microelectronics Journal*, Vol.29, Nos.1-2, 43-48, 1998.
- [25] Kuntman, H., Dolar, A., “Implementation of a Novel MOSFET Model into SPICE Program to Obtain Extended Accuracy for Simulation of Analogue Circuits”, *Proc. of the 7th International Conference on Optimization of Electrical and Electronic Equipment: OPTIM 2000*, May 11-12, Brasov, Romania, 765-770, 2000.